2015-09-23 11:47:18
Stanford engineers have created a four-layer prototype high-rise chip. In this representation, the bottom and top layers are logic transistors. Sandwiched between them are two layers of memory. The vertical tubes are nanoscale electronic "elevators" that connect logic and memory, allowing them to work together to solve problems.